


Jose Moreira • Hubert Wekmann

AN ENGINEER'S GUIDE TO  
AUTOMATED  
TESTING OF  
HIGH-SPEED  
INTERFACES



**An Engineer's Guide  
to Automated Testing  
of High-Speed Interfaces**

For a listing of recent titles in the *Artech House Microwave Library*,  
turn to the back of this book.

# **An Engineer's Guide to Automated Testing of High-Speed Interfaces**

José Moreira  
Hubert Werkmann



**ARTECH  
HOUSE**

BOSTON | LONDON  
[artechhouse.com](http://artechhouse.com)

**Library of Congress Cataloging-in-Publication Data**

A catalog record for this book is available from the U.S. Library of Congress.

**British Library Cataloguing in Publication Data**

A catalogue record for this book is available from the British Library.

ISBN-13 978-1-60783-983-5

**Cover design by Igor Valdman**

© 2010 ARTECH HOUSE  
685 Canton Street  
Norwood, MA 02062

All rights reserved. Printed and bound in the United States of America. No part of this book may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying, recording, or by any information storage and retrieval system, without permission in writing from the publisher. All terms mentioned in this book that are known to be trademarks or service marks have been appropriately capitalized. Artech House cannot attest to the accuracy of this information. Use of a term in this book should not be regarded as affecting the validity of any trademark or service mark.

10 9 8 7 6 5 4 3 2 1

*Para os meus pais Inês e José e o meu irmão Carlos*  
— José Moreira

*For everyone who supported me getting to the next levels*  
— whenever, wherever  
— Hubert Werkmann



# Contents

|          |   |             |
|----------|---|-------------|
|          | <b>Preface</b>                            | <b>xvii</b> |
| <b>1</b> | <b>Introduction</b>                       | <b>1</b>    |
| 1.1      | Characterization and Design Verification  | 2           |
| 1.2      | Production Testing                        | 4           |
| 1.3      | Accuracy and Correlation                  | 5           |
| 1.4      | The ATE Test Fixture                      | 5           |
| 1.5      | The Future                                | 7           |
|          | References                                | 7           |
| <b>2</b> | <b>High-Speed Digital Basics</b>          | <b>9</b>    |
| 2.1      | High-Speed Digital Signaling              | 9           |
| 2.1.1    | Out-of-Band Signaling                     | 10          |
| 2.1.2    | Data Eye Diagram                          | 11          |
| 2.1.3    | Differential Signaling                    | 12          |
| 2.1.4    | Transmission Line Termination             | 14          |
| 2.2      | Time and Frequency Domains                | 17          |
| 2.2.1    | The Concept of Bandwidth and Its Pitfalls | 18          |
| 2.3      | Bit Error Rate                            | 21          |
| 2.4      | Jitter                                    | 23          |
| 2.4.1    | Jitter Histogram                          | 25          |
| 2.4.2    | Jitter Categorization                     | 26          |



|          |   |           |
|----------|---|-----------|
| 2.4.3    | Amplitude Noise and Conversion to Timing Jitter | 34        |
| 2.4.4    | Jitter in the Frequency Domain                  | 36        |
| 2.5      | Classification of High-Speed I/O Interfaces     | 39        |
| 2.6      | Hardware Building Blocks and Concepts           | 43        |
| 2.6.1    | Phase Locked Loop (PLL)                         | 43        |
| 2.6.2    | Delay Locked Loop (DLL)                         | 46        |
| 2.6.3    | Clock and Data Recovery (CDR)                   | 46        |
| 2.6.4    | Pre-Emphasis/De-Emphasis and Equalization       | 49        |
|          | References                                      | 53        |
| <b>3</b> | <b>High-Speed Interface Standards</b>           | <b>55</b> |
| 3.1      | PCI Express                                     | 56        |
| 3.1.1    | Application Areas                               | 56        |
| 3.1.2    | PCI Express Fundamentals                        | 56        |
| 3.1.3    | PCI Express Details                             | 59        |
| 3.1.4    | PCI Express Protocol                            | 61        |
| 3.1.5    | Electrical Specifications                       | 65        |
| 3.1.6    | ATE Test Requirements                           | 68        |
| 3.1.7    | Test Support                                    | 70        |
| 3.1.8    | Test Challenges                                 | 71        |
| 3.2      | HyperTransport                                  | 73        |
| 3.2.1    | Application Areas                               | 73        |
| 3.2.2    | HyperTransport Protocol                         | 74        |
| 3.2.3    | Electrical Specifications                       | 83        |
| 3.2.4    | Test Support                                    | 85        |
| 3.2.5    | Test Requirements                               | 85        |
| 3.2.6    | Test Challenges                                 | 91        |
| 3.3      | XDR DRAM  | 93        |
| 3.3.1    | Application Areas                               | 93        |
| 3.3.2    | XDR Fundamentals                                | 93        |
| 3.3.3    | XDR DRAM Details                                | 95        |
| 3.3.4    | XDR Protocol                                    | 99        |
| 3.3.5    | Electrical Specifications                       | 105       |
| 3.3.6    | ATE Test Requirements                           | 106       |
| 3.3.7    | Test Support                                    | 106       |
| 3.3.8    | Test Challenges                                 | 106       |
| 3.4      | GDDR SDRAM                                      | 107       |
| 3.4.1    | Application Areas                               | 107       |

---

|          |  |            |
|----------|--|------------|
| 3.4.2    | GDDR Fundamentals  | 107        |
| 3.4.3    | GDDR5 Details  | 108        |
| 3.4.4    | GDDR5 Protocol   | 114        |
| 3.4.5    | Electrical Specifications  | 122        |
| 3.4.6    | ATE Test Requirements  | 123        |
| 3.4.7    | Test Support   | 124        |
| 3.4.8    | Test Challenges  | 124        |
| 3.5      | Other High-Speed Digital Interface Standards                           | 127        |
|          | References   | 129        |
| <b>4</b> | <b>ATE Instrumentation for Digital Applications</b>                    | <b>133</b> |
| 4.1      | Digital Pin Electronics ATE Card                                       | 137        |
| 4.1.1    | CDR and Phase Tracking   | 139        |
| 4.1.2    | Equalization   | 140        |
| 4.1.3    | Time Interval Analyzer or Time Stamper                                 | 140        |
| 4.1.4    | Timing Jitter Injection  | 141        |
| 4.1.5    | Amplitude Noise and Common Mode Voltage Injection                      | 143        |
| 4.1.6    | Bidirectional and Simultaneous Bidirectional Support                   | 144        |
| 4.1.7    | Protocol Engine  | 146        |
| 4.1.8    | ATE Loopback Path  | 146        |
| 4.1.9    | Parametric Measurements  | 146        |
| 4.2      | Sampler/Digitizer ATE Card   | 150        |
| 4.2.1    | Aliasing   | 150        |
| 4.2.2    | Digitizer  | 151        |
| 4.2.3    | Sampler  | 152        |
| 4.3      | Parametric Measurements with Sampled Data                              | 153        |
| 4.3.1    | Undersampling of High-Speed I/O Signals                                | 153        |
| 4.3.2    | Coherency Equation   | 155        |
| 4.3.3    | Capturing Digital Waveforms  | 156        |
| 4.3.4    | Special Considerations for Coherent Sampling with Digital ATE Channels | 159        |
| 4.4      | Power Supplies   | 160        |
|          | References   | 162        |
| <b>5</b> | <b>Tests and Measurements</b>  | <b>163</b> |
| 5.1      | Bit and Pattern Alignment  | 163        |
| 5.1.1    | Bit Alignment  | 165        |
| 5.1.2    | Pattern Alignment  | 168        |

|       |  |     |
|-------|--|-----|
| 5.2   | Functional Test                            | 170 |
| 5.3   | Shmoo Tests                                | 172 |
| 5.4   | Fundamental Driver Tests                   | 175 |
| 5.4.1 | Rise/Fall Time                             | 175 |
| 5.4.2 | Data Eye Diagram                           | 176 |
| 5.4.3 | BER Bathtub Curve                          | 185 |
| 5.4.4 | Skew                                       | 188 |
| 5.4.5 | Pre-Emphasis and De-Emphasis Measurement   | 191 |
| 5.5   | Driver Jitter Tests                        | 192 |
| 5.5.1 | Jitter Histogram                           | 192 |
| 5.5.2 | RMS Jitter                                 | 193 |
| 5.5.3 | Peak-to-Peak Jitter                        | 194 |
| 5.5.4 | Measuring the Jitter Spectrum              | 195 |
| 5.5.5 | Random and Deterministic Jitter Separation | 197 |
| 5.5.6 | Measuring the Data Dependent Jitter        | 204 |
| 5.5.7 | Jitter Measurement Correlation             | 205 |
| 5.5.8 | Driver Amplitude Noise                     | 208 |
| 5.6   | Fundamental Receiver Tests                 | 211 |
| 5.6.1 | Setup and Hold                             | 211 |
| 5.6.2 | Receiver Sensitivity                       | 212 |
| 5.7   | Receiver Jitter Tolerance                  | 214 |
| 5.7.1 | Random Jitter Tolerance                    | 215 |
| 5.7.2 | Sinusoidal Jitter Tolerance                | 216 |
| 5.7.3 | DDJ Jitter Tolerance                       | 218 |
| 5.7.4 | Testing the Receiver Equalizer             | 220 |
| 5.8   | PLL Characterization                       | 221 |
| 5.8.1 | Jitter Transfer                            | 221 |
| 5.8.2 | Frequency Offset                           | 223 |
| 5.8.3 | Spread Spectrum Clocking                   | 224 |
| 5.9   | Other Tests                                | 227 |
| 5.9.1 | Impedance Tests                            | 227 |
| 5.9.2 | Return Loss                                | 231 |
| 5.10  | Measurement Errors                         | 233 |
|       | References                                 | 234 |

---

|          |  |            |
|----------|--|------------|
| <b>6</b> | <b>Production Testing</b>                              | <b>237</b> |
| 6.1      | Golden Device  | 238        |
| 6.2      | System Level Test                                      | 239        |
| 6.3      | Instrument-Based Testing: At-Speed ATE                 | 239        |
| 6.3.1    | Physical Implementation                                | 240        |
| 6.3.2    | Parametric Testing                                     | 242        |
| 6.4      | Instrument-Based Testing: Low-Speed ATE                | 246        |
| 6.4.1    | Double Data Clocking                                   | 246        |
| 6.4.2    | Channel Multiplexing                                   | 249        |
| 6.4.3    | Near-End Loopback Testing                              | 249        |
| 6.5      | Instrument-Based Testing: Bench Instrumentation        | 261        |
| 6.6      | Active Test Fixture                                    | 261        |
| 6.7      | Multisite Testing                                      | 262        |
| 6.7.1    | Driver Sharing for Multisite Applications              | 263        |
|          | References   | 266        |
| <b>7</b> | <b>Support Instrumentation</b>                         | <b>269</b> |
| 7.1      | Oscilloscopes  | 269        |
| 7.1.1    | Real-Time Oscilloscopes                                | 269        |
| 7.1.2    | Equivalent-Time Sampling Oscilloscopes                 | 270        |
| 7.2      | Bit Error Rate Tester                                  | 274        |
| 7.3      | Time Interval Analyzer                                 | 275        |
| 7.4      | Spectrum Analyzer                                      | 276        |
| 7.5      | Vector Network Analyzer                                | 277        |
| 7.6      | Arbitrary Waveform and Function Generators             | 277        |
| 7.7      | Noise Generators                                       | 279        |
| 7.8      | Sinusoidal Clock Sources                               | 280        |
| 7.9      | Connecting Bench Instrumentation to an ATE System      | 282        |
| 7.9.1    | Signal Integrity                                       | 282        |
| 7.9.2    | Synchronization  | 284        |
| 7.9.3    | External Reference Clock Impact on Jitter Measurements | 286        |
| 7.10     | Coaxial Cables and Connectors                          | 287        |
| 7.10.1   | Coaxial Cables   | 287        |

|          |  |            |
|----------|--|------------|
| 7.10.2   | Coaxial Connectors                                 | 293        |
| 7.11     | Accessories  | 298        |
| 7.11.1   | Power Splitters and Power Dividers/Combiners       | 298        |
| 7.11.2   | Attenuators, Blocking Capacitors, and Terminations | 299        |
| 7.11.3   | Pick-Off T   | 301        |
| 7.11.4   | Delay Lines  | 302        |
| 7.11.5   | Probes   | 302        |
| 7.11.6   | Balun  | 306        |
| 7.11.7   | Rise Time Converters                               | 308        |
|          | References   | 309        |
| <b>8</b> | <b>Test Fixture Design</b>                         | <b>311</b> |
| 8.1      | Test Fixtures                                      | 313        |
| 8.2      | High-Speed Design Effects                          | 315        |
| 8.2.1    | Reflections Due to Impedance Mismatches            | 316        |
| 8.2.2    | Conductor Losses                                   | 319        |
| 8.2.3    | Dielectric Losses                                  | 320        |
| 8.2.4    | Crosstalk  | 328        |
| 8.3      | Impedance Controlled Routing                       | 330        |
| 8.3.1    | Microstrip and Striplines                          | 330        |
| 8.3.2    | Differential Routing                               | 333        |
| 8.4      | Via Transitions                                    | 334        |
| 8.4.1    | Interlayer Vias                                    | 339        |
| 8.4.2    | Pogo Pin Vias                                      | 340        |
| 8.5      | DUT BGA Ballout                                    | 342        |
| 8.6      | Sockets  | 346        |
| 8.6.1    | Socket Electrical Characterization                 | 347        |
| 8.7      | Relays   | 349        |
| 8.8      | Bidirectional Layout                               | 354        |
| 8.9      | Wafer Probing                                      | 356        |
| 8.10     | Stack-Up   | 359        |
| 8.11     | Power Distribution Network                         | 363        |
| 8.11.1   | Power Planes                                       | 370        |
| 8.11.2   | Decoupling Capacitors                              | 375        |
| 8.11.3   | Socket Inductance                                  | 383        |

---

|          |  |            |
|----------|--|------------|
| 8.11.4   | Power Distribution Network Design  | 384        |
| 8.11.5   | Power Distribution Network Simulation  | 384        |
|          | References   | 386        |
| <b>9</b> | <b>Advanced ATE Topics</b>   | <b>391</b> |
| 9.1      | ATE Specifications and Calibration   | 391        |
| 9.1.1    | Accuracy and Resolution  | 391        |
| 9.1.2    | Understanding OTA and EPA  | 392        |
| 9.1.3    | Linearity and Edge Placement Accuracy  | 393        |
| 9.1.4    | Calibration  | 395        |
| 9.2      | Multiplexing of ATE Channels   | 399        |
| 9.3      | Focus Calibration  | 401        |
| 9.3.1    | Skew Calibration   | 402        |
| 9.3.2    | Data Eye Height Calibration  | 402        |
| 9.3.3    | Jitter Injection   | 404        |
| 9.3.4    | Data Eye Profile   | 406        |
| 9.4      | Testing of High-Speed Bidirectional Interfaces with a Dual Transmission Line Approach  | 409        |
| 9.5      | Including the DUT Receiver Data Recovery in Driver Tests                               | 414        |
| 9.6      | Protocol Awareness and Protocol-Based Testing  | 416        |
| 9.7      | Testing Multilevel Interfaces with Standard Digital ATE Pin Electronics                | 421        |
| 9.8      | Signal Path Characterization and Compensation  | 423        |
| 9.8.1    | Signal Path Loss Compensation: De-Embedding  | 423        |
| 9.8.2    | Characterization in the Frequency Domain   | 428        |
| 9.8.3    | Signal Path Loss Compensation: Equalization  | 430        |
| 9.9      | ATE DC Level Adjustments   | 439        |
| 9.9.1    | Correction of Force Levels for DUT Input Pins  | 441        |
| 9.9.2    | Correction of Levels for DUT Output Pins   | 442        |
|          | References   | 445        |
| <b>A</b> | <b>Introduction to the Gaussian Distribution and Analytical Computation of the BER</b> | <b>449</b> |
| A.1      | The Gaussian Distribution  | 450        |

|          |  |            |
|----------|--|------------|
| A.2      | Computation of the BER for a System with Only Gaussian Random Jitter             | 453        |
| A.3      | Computation of the $\alpha$ (BER) Value  | 456        |
| A.4      | Properties of the Error Function erf(x) and Complementary Error Function erfc(x) | 458        |
|          | References   | 459        |
| <b>B</b> | <b>The Dual Dirac Model and RJ/DJ Separation</b>                                 | <b>461</b> |
| B.1      | The Dual Dirac Jitter Model  | 461        |
| B.2      | RJ/DJ Separation with the Q-Factor Algorithm                                     | 465        |
|          | References   | 467        |
| <b>C</b> | <b>Pseudo-Random Bit Sequences and Other Data Patterns</b>                       | <b>469</b> |
| C.1      | Pseudo-Random Bit Sequences  | 469        |
| C.2      | Pseudo-Random Word Sequences   | 470        |
| C.3      | Other Important Patterns   | 472        |
|          | References   | 473        |
| <b>D</b> | <b>Coding, Scrambling, Disparity, and CRC</b>                                    | <b>475</b> |
| D.1      | Disparity  | 476        |
| D.2      | 8B/10B Coding  | 478        |
| D.3      | Scrambling   | 481        |
| D.4      | Error Detection  | 484        |
| D.4.1    | Parity Bits  | 485        |
| D.4.2    | Checksums  | 485        |
|          | References   | 488        |
| <b>E</b> | <b>Time Domain Reflectometry and Time Domain Transmission (TDR/TDT)</b>          | <b>491</b> |
| E.1      | TDR  | 492        |
| E.1.1    | Measuring the Impedance of a Trace with a TDR                                    | 493        |
| E.1.2    | Measuring the Round-Trip Delay of a Signal Trace                                 | 494        |
| E.1.3    | Measuring Discontinuities on a Signal Path with a TDR                            | 495        |

---

|          |   |            |
|----------|---|------------|
| E.1.4    | Measuring the Return Loss with a TDR                                | 495        |
| E.2      | TDT   | 497        |
| E.2.1    | Measuring the Step Response   | 497        |
| E.2.2    | Measuring the Insertion Loss with a TDT                             | 498        |
| E.2.3    | Measuring Crosstalk Using a TDT and an Extra Sampler                | 498        |
| E.3      | Differential TDR/TDT Measurements                                   | 499        |
|          | References  | 501        |
| <b>F</b> | <b>S-Parameters</b>   | <b>503</b> |
| F.1      | Simulating and Synthesizing Time-Domain Responses from S-Parameters | 509        |
| F.2      | S-Parameters of Coupled Differential Pairs and Structures           | 511        |
|          | References  | 513        |
| <b>G</b> | <b>Engineering CAD Tools</b>  | <b>515</b> |
| G.1      | Circuit Simulators  | 515        |
| G.2      | 3D EM Field Solvers   | 518        |
| G.3      | 2D Planar Field Solvers   | 518        |
| G.4      | Power Integrity   | 520        |
| G.5      | Model Generation  | 521        |
| G.6      | Other Tools   | 521        |
|          | References  | 524        |
| <b>H</b> | <b>Test Fixture Evaluation and Characterization</b>                 | <b>525</b> |
| H.1      | Measuring the Test Fixture Performance                              | 525        |
| H.1.1    | Test Coupons  | 527        |
| H.1.2    | Test Fixture Socket and Socket Via Field Probing                    | 529        |
| H.2      | Measuring the Test Fixture Power Distribution Network               | 535        |
|          | References  | 540        |
| <b>I</b> | <b>Jitter Injection Calibration</b>                                 | <b>543</b> |
| I.1      | Sinusoidal Jitter Injection Calibration                             | 543        |
| I.1.1    | The $J_1/J_0$ Bessel Approach                                       | 544        |
| I.1.2    | The RJ Subtraction Approach   | 548        |



|     |                                     |            |
|-----|-------------------------------------|------------|
| I.2 | Random Jitter Injection Calibration | 551        |
| I.3 | ISI Jitter Injection Calibration    | 555        |
|     | References                          | 557        |
|     | <b>About the Authors</b>            | <b>559</b> |
|     | <b>Index</b>                        | <b>561</b> |

---